Digital Library
A HIGHLY SECURE FPGA-BASED DUAL-HIDING ASYNCHRONOUS-LOGIC AES ACCELERATOR AGAINST SIDE-CHANNEL ATTACKS
Login
Home
→
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
→
M-TECH SEMINAR REPORT
→
2021 - 2023
→
S3 SEMINAR REPORT
→
A HIGHLY SECURE FPGA-BASED DUAL-HIDING ASYNCHRONOUS-LOGIC AES ACCELERATOR AGAINST SIDE-CHANNEL ATTACKS
JavaScript is disabled for your browser. Some features of this site may not work without it.
A HIGHLY SECURE FPGA-BASED DUAL-HIDING ASYNCHRONOUS-LOGIC AES ACCELERATOR AGAINST SIDE-CHANNEL ATTACKS
Browse by
By Issue Date
Authors
Titles
Subjects
Search within this collection:
Recent Submissions
A HIGHLY SECURE FPGA-BASED DUAL-HIDING ASYNCHRONOUS-LOGIC AES ACCELERATOR AGAINST SIDE-CHANNEL ATTACKS
JOSEPH, ALSA
(
2022-12-15
)
View more
Search Digital Library
Search Digital Library
This Collection
Browse
All of Digital Library
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register
Discover
Author
JOSEPH, ALSA (1)
Date Issued
2022 (1)
RSS Feeds
RSS 1.0
RSS 2.0
Atom