<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:dc="http://purl.org/dc/elements/1.1/" version="2.0">
<channel>
<title>A HIGHLY SECURE FPGA-BASED DUAL-HIDING ASYNCHRONOUS-LOGIC AES ACCELERATOR AGAINST SIDE-CHANNEL ATTACKS</title>
<link>http://hdl.handle.net/123456789/10800</link>
<description/>
<pubDate>Wed, 15 Jul 2026 20:08:09 GMT</pubDate>
<dc:date>2026-07-15T20:08:09Z</dc:date>
<item>
<title>A HIGHLY SECURE FPGA-BASED DUAL-HIDING ASYNCHRONOUS-LOGIC AES ACCELERATOR AGAINST SIDE-CHANNEL ATTACKS</title>
<link>http://hdl.handle.net/123456789/10829</link>
<description>A HIGHLY SECURE FPGA-BASED DUAL-HIDING ASYNCHRONOUS-LOGIC AES ACCELERATOR AGAINST SIDE-CHANNEL ATTACKS
JOSEPH, ALSA
</description>
<pubDate>Thu, 15 Dec 2022 00:00:00 GMT</pubDate>
<guid isPermaLink="false">http://hdl.handle.net/123456789/10829</guid>
<dc:date>2022-12-15T00:00:00Z</dc:date>
</item>
</channel>
</rss>
