Digital Library
Recently added
Login
Home
→
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
→
M-TECH SEMINAR REPORT
→
2021 - 2023
→
S3 SEMINAR REPORT
→
A HIGHLY SECURE FPGA-BASED DUAL-HIDING ASYNCHRONOUS-LOGIC AES ACCELERATOR AGAINST SIDE-CHANNEL ATTACKS
→
Recent submissions
JavaScript is disabled for your browser. Some features of this site may not work without it.
A HIGHLY SECURE FPGA-BASED DUAL-HIDING ASYNCHRONOUS-LOGIC AES ACCELERATOR AGAINST SIDE-CHANNEL ATTACKS: Recent submissions
Now showing items 1-1 of 1
A HIGHLY SECURE FPGA-BASED DUAL-HIDING ASYNCHRONOUS-LOGIC AES ACCELERATOR AGAINST SIDE-CHANNEL ATTACKS
JOSEPH, ALSA
(
2022-12-15
)
Now showing items 1-1 of 1
Search Digital Library
Search Digital Library
This Collection
Browse
All of Digital Library
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register