Digital Library
A HIGHLY SECURE FPGA-BASED DUAL-HIDING ASYNCHRONOUS-LOGIC AES ACCELERATOR AGAINST SIDE-CHANNEL ATTACKS
Login
Home
→
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
→
M-TECH SEMINAR REPORT
→
2021 - 2023
→
S3 SEMINAR REPORT
→
A HIGHLY SECURE FPGA-BASED DUAL-HIDING ASYNCHRONOUS-LOGIC AES ACCELERATOR AGAINST SIDE-CHANNEL ATTACKS
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
A HIGHLY SECURE FPGA-BASED DUAL-HIDING ASYNCHRONOUS-LOGIC AES ACCELERATOR AGAINST SIDE-CHANNEL ATTACKS
JOSEPH, ALSA
URI:
http://hdl.handle.net/123456789/10829
Date:
2022-12-15
Show full item record
Files in this item
Name:
Seminar Report 1.pdf
Size:
1.581Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
A HIGHLY SECURE FPGA-BASED DUAL-HIDING ASYNCHRONOUS-LOGIC AES ACCELERATOR AGAINST SIDE-CHANNEL ATTACKS
[1]
Search Digital Library
Search Digital Library
This Collection
Browse
All of Digital Library
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register
