JavaScript is disabled for your browser. Some features of this site may not work without it.
| dc.contributor.author | S, ARAVIND | |
| dc.contributor.author | K, KAVYA | |
| dc.contributor.author | ULLAS, AJAY | |
| dc.contributor.author | MATHEW, JACOB | |
| dc.date.accessioned | 2022-07-09T06:18:46Z | |
| dc.date.available | 2022-07-09T06:18:46Z | |
| dc.date.issued | 2022-07-01 | |
| dc.identifier.uri | http://hdl.handle.net/123456789/10153 | |
| dc.language.iso | en | en_US |
| dc.title | DESIGN OF POWER, DELAY AND AREA EFFICIENT 8X8 APPROXIMATE MULTIPLIER | en_US |
| dc.type | Thesis | en_US |
