Digital Library
DESIGN OF POWER, DELAY AND AREA EFFICIENT 8X8 APPROXIMATE MULTIPLIER
Login
Home
→
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
→
B-TECH PROJECT REPORT
→
2018 - 2022
→
SEMESTER 8 EC - BATCH A
→
DESIGN OF POWER, DELAY AND AREA EFFICIENT 8X8 APPROXIMATE MULTIPLIER
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
DESIGN OF POWER, DELAY AND AREA EFFICIENT 8X8 APPROXIMATE MULTIPLIER
S, ARAVIND
;
K, KAVYA
;
ULLAS, AJAY
;
MATHEW, JACOB
URI:
http://hdl.handle.net/123456789/10153
Date:
2022-07-01
Show full item record
Files in this item
Name:
Project_Report_G14.pdf
Size:
1.091Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
DESIGN OF POWER, DELAY AND AREA EFFICIENT 8X8 APPROXIMATE MULTIPLIER
[1]
Search Digital Library
Search Digital Library
This Collection
Browse
All of Digital Library
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register
