Digital Library
ON AND OFF-CHIP CROSSTALK AVOIDANCE IN VLSI DESIGN
Login
Home
→
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
→
E BOOKS
→
POWER DISTRIBUTION NETWORKS
→
ON AND OFF-CHIP CROSSTALK AVOIDANCE IN VLSI DESIGN
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
ON AND OFF-CHIP CROSSTALK AVOIDANCE IN VLSI DESIGN
CHUNJIE DUAN, BROCK J. LAMERES
;
SUNIL P. KHATRI
URI:
http://hdl.handle.net/123456789/3413
Date:
2010
Show full item record
Files in this item
Name:
[Chunjie_Duan,_Br ...
Size:
5.614Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
ON AND OFF-CHIP CROSSTALK AVOIDANCE IN VLSI DESIGN
[1]
Search Digital Library
Search Digital Library
This Collection
Browse
All of Digital Library
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register
