Digital Library
OPTIMIZATION OF LOW POWER VLSI CIRCUITS USING ADIABATIC LOGIC
Login
Home
→
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
→
M-TECH PROJECT REPORT
→
2020 - 2022
→
S4 PROJECT PHASE II
→
OPTIMIZATION OF LOW POWER VLSI CIRCUITS USING ADIABATIC LOGIC
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
OPTIMIZATION OF LOW POWER VLSI CIRCUITS USING ADIABATIC LOGIC
PONNU RENJI, CAROL
URI:
http://hdl.handle.net/123456789/10772
Date:
2022-07-28
Show full item record
Files in this item
Name:
Project 6.pdf
Size:
7.205Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
OPTIMIZATION OF LOW POWER VLSI CIRCUITS USING ADIABATIC LOGIC
[1]
Search Digital Library
Search Digital Library
This Collection
Browse
All of Digital Library
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register
