Digital Library
POWER GATED ECRL ADIABATIC LOGIC BASED OPTIMIZED TWO-INPUT MULTIPLEXER
Login
Home
→
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
→
M-TECH SEMINAR REPORT
→
2020 - 2022
→
S3 SEMINAR REPORT
→
POWER GATED ECRL ADIABATIC LOGIC BASED OPTIMIZED TWO-INPUT MULTIPLEXER
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
POWER GATED ECRL ADIABATIC LOGIC BASED OPTIMIZED TWO-INPUT MULTIPLEXER
PONNU RENJI, CAROL
URI:
http://hdl.handle.net/123456789/10726
Date:
2022-03-30
Show full item record
Files in this item
Name:
Seminar Report 6.pdf
Size:
926.0Kb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
POWER GATED ECRL ADIABATIC LOGIC BASED OPTIMIZED TWO-INPUT MULTIPLEXER
[1]
Search Digital Library
Search Digital Library
This Collection
Browse
All of Digital Library
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register
