<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:dc="http://purl.org/dc/elements/1.1/" version="2.0">
<channel>
<title>FPGA BASED SYSTEM DESIGN</title>
<link>http://hdl.handle.net/123456789/9206</link>
<description/>
<pubDate>Sun, 05 Apr 2026 18:54:14 GMT</pubDate>
<dc:date>2026-04-05T18:54:14Z</dc:date>
<item>
<title>FPGA BASED SYSTEM DESIGN 05EC 6011 (DEC 2021)</title>
<link>http://hdl.handle.net/123456789/9277</link>
<description>FPGA BASED SYSTEM DESIGN 05EC 6011 (DEC 2021)
</description>
<pubDate>Fri, 31 Dec 2021 00:00:00 GMT</pubDate>
<guid isPermaLink="false">http://hdl.handle.net/123456789/9277</guid>
<dc:date>2021-12-31T00:00:00Z</dc:date>
</item>
<item>
<title>FPGA BASED SYSTEM DESIGN 05EC 6011 (DEC 2020)</title>
<link>http://hdl.handle.net/123456789/9276</link>
<description>FPGA BASED SYSTEM DESIGN 05EC 6011 (DEC 2020)
</description>
<pubDate>Thu, 31 Dec 2020 00:00:00 GMT</pubDate>
<guid isPermaLink="false">http://hdl.handle.net/123456789/9276</guid>
<dc:date>2020-12-31T00:00:00Z</dc:date>
</item>
<item>
<title>FPGA BASED SYSTEM DESIGN 05EC 6011 (DEC 2019)</title>
<link>http://hdl.handle.net/123456789/9275</link>
<description>FPGA BASED SYSTEM DESIGN 05EC 6011 (DEC 2019)
</description>
<pubDate>Tue, 31 Dec 2019 00:00:00 GMT</pubDate>
<guid isPermaLink="false">http://hdl.handle.net/123456789/9275</guid>
<dc:date>2019-12-31T00:00:00Z</dc:date>
</item>
<item>
<title>FPGA BASED SYSTEM DESIGN 05EC 6011 (DEC 2018)</title>
<link>http://hdl.handle.net/123456789/9274</link>
<description>FPGA BASED SYSTEM DESIGN 05EC 6011 (DEC 2018)
</description>
<pubDate>Sat, 29 Dec 2018 00:00:00 GMT</pubDate>
<guid isPermaLink="false">http://hdl.handle.net/123456789/9274</guid>
<dc:date>2018-12-29T00:00:00Z</dc:date>
</item>
</channel>
</rss>
