<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:dc="http://purl.org/dc/elements/1.1/" version="2.0">
<channel>
<title>MODEL AND DESIGN OF BIPOLAR AND MOS CURRENT LOGIC: CML, ECL AND SCL DIGITAL CIRCUITS</title>
<link>http://hdl.handle.net/123456789/3873</link>
<description/>
<pubDate>Sun, 05 Apr 2026 17:22:24 GMT</pubDate>
<dc:date>2026-04-05T17:22:24Z</dc:date>
<item>
<title>MODEL AND DESIGN OF BIPOLAR AND MOS CURRENT LOGIC: CML, ECL AND SCL DIGITAL CIRCUITS</title>
<link>http://hdl.handle.net/123456789/3894</link>
<description>MODEL AND DESIGN OF BIPOLAR AND MOS CURRENT LOGIC: CML, ECL AND SCL DIGITAL CIRCUITS
MASSIMO ALIOTO, GAETANO PALUMBO
</description>
<pubDate>Sat, 01 Jan 2005 00:00:00 GMT</pubDate>
<guid isPermaLink="false">http://hdl.handle.net/123456789/3894</guid>
<dc:date>2005-01-01T00:00:00Z</dc:date>
</item>
</channel>
</rss>
