POWER DISTRIBUTION NETWORKS http://hdl.handle.net/123456789/2819 Sun, 05 Apr 2026 15:40:22 GMT 2026-04-05T15:40:22Z POWER INTEGRITY FOR I/O INTERFACES: WITH SIGNAL INTEGRITY/POWER INTEGRITY CO-DESIGN http://hdl.handle.net/123456789/3546 POWER INTEGRITY FOR I/O INTERFACES: WITH SIGNAL INTEGRITY/POWER INTEGRITY CO-DESIGN VISHRAM S. PANDIT, WOONG HWAN RYU; MYOUNG JOON CHOI Wed, 13 Oct 2010 00:00:00 GMT http://hdl.handle.net/123456789/3546 2010-10-13T00:00:00Z POWER DISTRIBUTION NETWORKS CAPACITORS WITH ON-CHIP DECOUPLING http://hdl.handle.net/123456789/3501 POWER DISTRIBUTION NETWORKS CAPACITORS WITH ON-CHIP DECOUPLING RENATAS JAKUSHOKAS, MIKHAIL POPOVICH; ANDREY V. MEZHIBA, SELÇUK KÖSE; EBY G. FRIEDMAN Sat, 01 Jan 2011 00:00:00 GMT http://hdl.handle.net/123456789/3501 2011-01-01T00:00:00Z FREQUENCY-DOMAIN CHARACTERIZATION OF POWER DISTRIBUTION NETWORKS http://hdl.handle.net/123456789/3452 FREQUENCY-DOMAIN CHARACTERIZATION OF POWER DISTRIBUTION NETWORKS ISTVAN NOVAK, JASON R. MILLER Mon, 01 Jan 2007 00:00:00 GMT http://hdl.handle.net/123456789/3452 2007-01-01T00:00:00Z ON AND OFF-CHIP CROSSTALK AVOIDANCE IN VLSI DESIGN http://hdl.handle.net/123456789/3413 ON AND OFF-CHIP CROSSTALK AVOIDANCE IN VLSI DESIGN CHUNJIE DUAN, BROCK J. LAMERES; SUNIL P. KHATRI Fri, 01 Jan 2010 00:00:00 GMT http://hdl.handle.net/123456789/3413 2010-01-01T00:00:00Z