<?xml version="1.0" encoding="UTF-8"?>
<rdf:RDF xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns="http://purl.org/rss/1.0/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
<channel rdf:about="http://hdl.handle.net/123456789/9190">
<title>SEMESTER 1</title>
<link>http://hdl.handle.net/123456789/9190</link>
<description/>
<items>
<rdf:Seq>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/9277"/>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/9276"/>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/9275"/>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/9274"/>
</rdf:Seq>
</items>
<dc:date>2026-04-05T15:51:13Z</dc:date>
</channel>
<item rdf:about="http://hdl.handle.net/123456789/9277">
<title>FPGA BASED SYSTEM DESIGN 05EC 6011 (DEC 2021)</title>
<link>http://hdl.handle.net/123456789/9277</link>
<description>FPGA BASED SYSTEM DESIGN 05EC 6011 (DEC 2021)
</description>
<dc:date>2021-12-31T00:00:00Z</dc:date>
</item>
<item rdf:about="http://hdl.handle.net/123456789/9276">
<title>FPGA BASED SYSTEM DESIGN 05EC 6011 (DEC 2020)</title>
<link>http://hdl.handle.net/123456789/9276</link>
<description>FPGA BASED SYSTEM DESIGN 05EC 6011 (DEC 2020)
</description>
<dc:date>2020-12-31T00:00:00Z</dc:date>
</item>
<item rdf:about="http://hdl.handle.net/123456789/9275">
<title>FPGA BASED SYSTEM DESIGN 05EC 6011 (DEC 2019)</title>
<link>http://hdl.handle.net/123456789/9275</link>
<description>FPGA BASED SYSTEM DESIGN 05EC 6011 (DEC 2019)
</description>
<dc:date>2019-12-31T00:00:00Z</dc:date>
</item>
<item rdf:about="http://hdl.handle.net/123456789/9274">
<title>FPGA BASED SYSTEM DESIGN 05EC 6011 (DEC 2018)</title>
<link>http://hdl.handle.net/123456789/9274</link>
<description>FPGA BASED SYSTEM DESIGN 05EC 6011 (DEC 2018)
</description>
<dc:date>2018-12-29T00:00:00Z</dc:date>
</item>
</rdf:RDF>
