<?xml version="1.0" encoding="UTF-8"?>
<rdf:RDF xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns="http://purl.org/rss/1.0/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
<channel rdf:about="http://hdl.handle.net/123456789/7076">
<title>VLSI</title>
<link>http://hdl.handle.net/123456789/7076</link>
<description/>
<items>
<rdf:Seq>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/11263"/>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/11261"/>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/8005"/>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/8003"/>
</rdf:Seq>
</items>
<dc:date>2026-04-05T17:41:57Z</dc:date>
</channel>
<item rdf:about="http://hdl.handle.net/123456789/11263">
<title>VLSI</title>
<link>http://hdl.handle.net/123456789/11263</link>
<description>VLSI
</description>
<dc:date>2023-03-02T00:00:00Z</dc:date>
</item>
<item rdf:about="http://hdl.handle.net/123456789/11261">
<title>VLSI</title>
<link>http://hdl.handle.net/123456789/11261</link>
<description>VLSI
</description>
<dc:date>2023-02-02T00:00:00Z</dc:date>
</item>
<item rdf:about="http://hdl.handle.net/123456789/8005">
<title>VLSI EC 304 (R&amp;S) (JIL 2021)</title>
<link>http://hdl.handle.net/123456789/8005</link>
<description>VLSI EC 304 (R&amp;S) (JIL 2021)
</description>
<dc:date>2021-07-30T00:00:00Z</dc:date>
</item>
<item rdf:about="http://hdl.handle.net/123456789/8003">
<title>VLSI EC 304 (S) (SEP 2020)</title>
<link>http://hdl.handle.net/123456789/8003</link>
<description>VLSI EC 304 (S) (SEP 2020)
</description>
<dc:date>2020-09-30T00:00:00Z</dc:date>
</item>
</rdf:RDF>
