<?xml version="1.0" encoding="UTF-8"?>
<rdf:RDF xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns="http://purl.org/rss/1.0/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
<channel rdf:about="http://hdl.handle.net/123456789/6920">
<title>SEMESTER 3</title>
<link>http://hdl.handle.net/123456789/6920</link>
<description/>
<items>
<rdf:Seq>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/11049"/>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/11046"/>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/11044"/>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/11043"/>
</rdf:Seq>
</items>
<dc:date>2026-04-05T15:42:21Z</dc:date>
</channel>
<item rdf:about="http://hdl.handle.net/123456789/11049">
<title>LOGIC CIRCUIT DESIGN</title>
<link>http://hdl.handle.net/123456789/11049</link>
<description>LOGIC CIRCUIT DESIGN
</description>
<dc:date>2023-03-12T00:00:00Z</dc:date>
</item>
<item rdf:about="http://hdl.handle.net/123456789/11046">
<title>ELECTRONIC CIRCUITS (EC,AE)</title>
<link>http://hdl.handle.net/123456789/11046</link>
<description>ELECTRONIC CIRCUITS (EC,AE)
</description>
<dc:date>2023-03-14T00:00:00Z</dc:date>
</item>
<item rdf:about="http://hdl.handle.net/123456789/11044">
<title>SOLID STATE DEVICES (EC, AE)</title>
<link>http://hdl.handle.net/123456789/11044</link>
<description>SOLID STATE DEVICES (EC, AE)
</description>
<dc:date>2023-04-12T00:00:00Z</dc:date>
</item>
<item rdf:about="http://hdl.handle.net/123456789/11043">
<title>NETWORK THEORY</title>
<link>http://hdl.handle.net/123456789/11043</link>
<description>NETWORK THEORY
</description>
<dc:date>2023-03-14T00:00:00Z</dc:date>
</item>
</rdf:RDF>
