<?xml version="1.0" encoding="UTF-8"?>
<rdf:RDF xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns="http://purl.org/rss/1.0/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
<channel rdf:about="http://hdl.handle.net/123456789/3873">
<title>MODEL AND DESIGN OF BIPOLAR AND MOS CURRENT LOGIC: CML, ECL AND SCL DIGITAL CIRCUITS</title>
<link>http://hdl.handle.net/123456789/3873</link>
<description/>
<items>
<rdf:Seq>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/3894"/>
</rdf:Seq>
</items>
<dc:date>2026-04-05T19:01:36Z</dc:date>
</channel>
<item rdf:about="http://hdl.handle.net/123456789/3894">
<title>MODEL AND DESIGN OF BIPOLAR AND MOS CURRENT LOGIC: CML, ECL AND SCL DIGITAL CIRCUITS</title>
<link>http://hdl.handle.net/123456789/3894</link>
<description>MODEL AND DESIGN OF BIPOLAR AND MOS CURRENT LOGIC: CML, ECL AND SCL DIGITAL CIRCUITS
MASSIMO ALIOTO, GAETANO PALUMBO
</description>
<dc:date>2005-01-01T00:00:00Z</dc:date>
</item>
</rdf:RDF>
