<?xml version="1.0" encoding="UTF-8"?>
<rdf:RDF xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns="http://purl.org/rss/1.0/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
<channel rdf:about="http://hdl.handle.net/123456789/12001">
<title>SEMESTER II</title>
<link>http://hdl.handle.net/123456789/12001</link>
<description/>
<items>
<rdf:Seq>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/12022"/>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/12019"/>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/12003"/>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/12002"/>
</rdf:Seq>
</items>
<dc:date>2026-07-15T20:56:52Z</dc:date>
</channel>
<item rdf:about="http://hdl.handle.net/123456789/12022">
<title>FUNDAMENTALS OF ELECTRONICS ENGINEERING</title>
<link>http://hdl.handle.net/123456789/12022</link>
<description>FUNDAMENTALS OF ELECTRONICS ENGINEERING
</description>
<dc:date>2026-05-30T00:00:00Z</dc:date>
</item>
<item rdf:about="http://hdl.handle.net/123456789/12019">
<title>COMPUTER AIDED ENGINEERING GRAPHICS (A)</title>
<link>http://hdl.handle.net/123456789/12019</link>
<description>COMPUTER AIDED ENGINEERING GRAPHICS (A)
</description>
<dc:date>2026-05-30T00:00:00Z</dc:date>
</item>
<item rdf:about="http://hdl.handle.net/123456789/12003">
<title>ANALOG CIRCUITS 1</title>
<link>http://hdl.handle.net/123456789/12003</link>
<description>ANALOG CIRCUITS 1
</description>
<dc:date>2026-05-30T00:00:00Z</dc:date>
</item>
<item rdf:about="http://hdl.handle.net/123456789/12002">
<title>LOGIC CIRCUIT DESIGN</title>
<link>http://hdl.handle.net/123456789/12002</link>
<description>LOGIC CIRCUIT DESIGN
</description>
<dc:date>2026-05-30T00:00:00Z</dc:date>
</item>
</rdf:RDF>
