<?xml version="1.0" encoding="UTF-8"?>
<rdf:RDF xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns="http://purl.org/rss/1.0/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
<channel rdf:about="http://hdl.handle.net/123456789/10232">
<title>FPGA : PRINCIPLES AND PROGRESSION</title>
<link>http://hdl.handle.net/123456789/10232</link>
<description/>
<items>
<rdf:Seq>
<rdf:li rdf:resource="http://hdl.handle.net/123456789/10448"/>
</rdf:Seq>
</items>
<dc:date>2026-04-05T20:03:07Z</dc:date>
</channel>
<item rdf:about="http://hdl.handle.net/123456789/10448">
<title>FPGA : PRINCIPLES AND PROGRESSION</title>
<link>http://hdl.handle.net/123456789/10448</link>
<description>FPGA : PRINCIPLES AND PROGRESSION
ULLAS, AJAY
</description>
<dc:date>2022-07-05T00:00:00Z</dc:date>
</item>
</rdf:RDF>
