POWER DISTRIBUTION NETWORKS http://hdl.handle.net/123456789/2819 2026-04-05T15:43:13Z 2026-04-05T15:43:13Z POWER INTEGRITY FOR I/O INTERFACES: WITH SIGNAL INTEGRITY/POWER INTEGRITY CO-DESIGN VISHRAM S. PANDIT, WOONG HWAN RYU MYOUNG JOON CHOI http://hdl.handle.net/123456789/3546 2022-06-28T00:40:37Z 2010-10-13T00:00:00Z POWER INTEGRITY FOR I/O INTERFACES: WITH SIGNAL INTEGRITY/POWER INTEGRITY CO-DESIGN VISHRAM S. PANDIT, WOONG HWAN RYU; MYOUNG JOON CHOI 2010-10-13T00:00:00Z POWER DISTRIBUTION NETWORKS CAPACITORS WITH ON-CHIP DECOUPLING RENATAS JAKUSHOKAS, MIKHAIL POPOVICH ANDREY V. MEZHIBA, SELÇUK KÖSE EBY G. FRIEDMAN http://hdl.handle.net/123456789/3501 2022-06-28T00:39:06Z 2011-01-01T00:00:00Z POWER DISTRIBUTION NETWORKS CAPACITORS WITH ON-CHIP DECOUPLING RENATAS JAKUSHOKAS, MIKHAIL POPOVICH; ANDREY V. MEZHIBA, SELÇUK KÖSE; EBY G. FRIEDMAN 2011-01-01T00:00:00Z FREQUENCY-DOMAIN CHARACTERIZATION OF POWER DISTRIBUTION NETWORKS ISTVAN NOVAK, JASON R. MILLER http://hdl.handle.net/123456789/3452 2022-06-27T23:30:19Z 2007-01-01T00:00:00Z FREQUENCY-DOMAIN CHARACTERIZATION OF POWER DISTRIBUTION NETWORKS ISTVAN NOVAK, JASON R. MILLER 2007-01-01T00:00:00Z ON AND OFF-CHIP CROSSTALK AVOIDANCE IN VLSI DESIGN CHUNJIE DUAN, BROCK J. LAMERES SUNIL P. KHATRI http://hdl.handle.net/123456789/3413 2022-06-28T00:34:22Z 2010-01-01T00:00:00Z ON AND OFF-CHIP CROSSTALK AVOIDANCE IN VLSI DESIGN CHUNJIE DUAN, BROCK J. LAMERES; SUNIL P. KHATRI 2010-01-01T00:00:00Z