<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns="http://www.w3.org/2005/Atom">
<title>PHYSICAL ATTACK PROTECTION TECHNIQUES FOR IC CHIP LEVEL HARDWARE SECURITY</title>
<link href="http://hdl.handle.net/123456789/10787" rel="alternate"/>
<subtitle/>
<id>http://hdl.handle.net/123456789/10787</id>
<updated>2026-04-05T23:16:50Z</updated>
<dc:date>2026-04-05T23:16:50Z</dc:date>
<entry>
<title>PHYSICAL ATTACK PROTECTION TECHNIQUES FOR IC CHIP LEVEL HARDWARE SECURITY</title>
<link href="http://hdl.handle.net/123456789/10814" rel="alternate"/>
<author>
<name>SURESH K, ANJANA</name>
</author>
<id>http://hdl.handle.net/123456789/10814</id>
<updated>2023-02-16T21:30:09Z</updated>
<published>2022-07-28T00:00:00Z</published>
<summary type="text">PHYSICAL ATTACK PROTECTION TECHNIQUES FOR IC CHIP LEVEL HARDWARE SECURITY
SURESH K, ANJANA
</summary>
<dc:date>2022-07-28T00:00:00Z</dc:date>
</entry>
</feed>
